This book focuses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology nodes, its process complexity, variability, and reliability issues. It comprehensively explores the FinFET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.
SPACER ENGINEERED FINFET ARHITECTURES: HIGH-PERFORMANCE DIGITAL CIRCUIT APPLICATIONS
₨ 44,440.00
& 250 Delivery chargesSPACER ENGINEERED FINFET ARHITECTURES: HIGH-PERFORMANCE DIGITAL CIRCUIT APPLICATIONS | |
Author: | BRAJESH KUMAR KAUSHI |
ISBN: | 9781498783590 |
Publisher: | CRC PRESS |
Category: | ENGINEERING | ELECTRONICS |
Series: | |
Level: | None |
BookCover: | Hard Cover |
Number Of Pages: | 154 |
Volume Number | 0 |
Number Of Volumes | 0 |
Edition No: | 1 |